ZnO-nanowire-based logic circuits were constructed by the vertical integration of multilayered fieldeffect transistors (FETs) on plastic substrates. ZnO nanowires with an average diameter of ∼ 100 nm were synthesized by thermal chemical vapor deposition for use as the channel material in FETs. The ZnO-based FETs exhibited a high I ON /I OFF of > 10 6 , with the characteristic of n-type depletion modes. For vertically integrated logic circuits, three multilayer FETs were sequentially prepared. The stacked FETs were connected in series via electrodes, and C-PVPs were used for the layerisolation material. The NOT and NAND gates exhibited large logic-swing values of ∼ 93%. These results demonstrate the feasibility of three dimensional flexible logic circuits.
INTRODUCTION
Plastic-substrate-based electronic devices are attractive because they have advantages such as flexibility, light weight, and low cost. This creates new opportunities in broad areas of commercial electronics. 1 2 For the construction of field-effect transistors (FETs) on plastic substrates, semiconductor nanowires (NWs) have been intensively researched for utilization as an active material, not only because of their peculiar physical and electrical properties but also because of their low-temperature processes. 3 4 The capability for sequential assembly of NWs enables noble design concepts such as three dimensional integrated circuits to be realized. 5 Among various semiconductor NWs, ZnO NWs have attracted much interest for realizing high-performance nanoelectronic and nanophotonic devices. This is due to their extraordinary properties originating from their high crystallinity and large aspect ratio. 6 7 In this study, ZnO-NW-based logic circuits were successfully constructed by the vertical integration of three multilayered FETs on plastic substrates, and the output characteristics of the NOT-and NAND-logic circuits were carefully examined. * Author to whom correspondence should be addressed.
EXPERIMENTAL DETAILS
ZnO NWs were synthesized on Au-deposited SiO 2 /Si wafers by the thermal chemical vapor deposition of ballmilled ZnO powders. 8 9 Initially, as-synthesized ZnO NWs were transferred onto polyethersulfone (PES) substrates, and a single ZnO NW on the substrate was selectively patterned by photolithography. 10 11 Al electrodes (∼ 80 nm) were then deposited by evaporation, and Al 2 O 3 -gate oxide (∼ 20 nm) was formed by atomic layer deposition. For constructing the vertically integrated logic circuits, three multilayer FETs were sequentially prepared. Cross-linked poly(N-vinylpyrrolidone) (C-PVP) used as an isolation material was spin-coated on each FET layer, and thermally treated at 200 C. Individual FETs were connected via electrodes formed with reactive ion etching. The electrical characteristics were examined using a semiconductorparameter analyzer (HP4155C, Agilent). The morphology of the ZnO NWs was obtained by scanning electron microscopy (SEM: S-4300, Hitachi).
RESULTS AND DISCUSSION
The schematic illustration and optical image of the vertically integrated NAND-logic circuit constructed using ZnO-NW-based FETs on a plastic substrate are shown in Figures 1(a) and (b). The NAND-logic circuit is constructed with the three FETs. One acts as a load transistor (2nd layer) and the others act as driver transistors (1st and 3rd layers). The FETs in each layer are connected in series via electrodes. Figure 1(c) shows the SEM images of the ZnO NWs used as a channel material in the FETs, and the average diameter is ∼ 100 nm. The electrical properties of the individual FETs were investigated initially, prior to characterization of the logic circuits. The drain current (I DS versus gate voltage (V GS characteristics and corresponding transconductance (g m curves are shown in Figure 2 . The I ON /I OFF of the FETs is > 10 6 , and the curve shapes indicate that these FETs are n-type depletion modes with threshold voltages of −0.4 V, −3.3 V, and −3.2 V for the 1st, 2nd, and 3rd layers, respectively. The maximum transconductances (g m max are found to be 11 nS, 600 nS, and 580 nS for the 1st, 2nd, and 3rd layers, respectively. The field effect mobilities, EF , of our ZnO-NW-based FETs for the 1st, 2nd, and 3rd layers can be estimated to be 0.64, 35.1 and 34.0 cm 2 /Vs, respectively, from the following expression: The electrical characteristics of the ZnO-NW-based logic circuit are shown in Figure 3 . The respective performances of the NAND and NOT gate were obtained by investigating the operations of the three FETs and considering only the operations of the two FETs in the 1st and 2nd layers. diagram and truth  table for the NAND-logic circuits. The NAND-logic circuit shows a good inverting operation with a large averageswing value (∼ 93%) for four input states. This is probably due to the high I on /I off ratio of the individual FETs.
CONCLUSION
In conclusion, vertically integrated logic circuits were constructed using ZnO-NW-based FETs on plastic substrates. ZnO NWs with a diameter of ∼ 100 nm were synthesized by thermal chemical vapor deposition. The stacked FETs were connected to each other via electrodes, and C-PVPs were used for the layer-isolation material. The NOT and NAND gates exhibited large logic swing values (∼ 93%), due to the high I on /I off ratio of the individual FETs. These results demonstrate the feasibility of three dimensional flexible logic circuits.
